Residue Arithmetic Techniques for High Performance DSP
نویسندگان
چکیده
This paper is focused on the crucial point of the use of Residue Number System (RNS) arithmetic in actual applications, i.e. the conversion from residue arithmetic to binary representation. Some of the most recent contributions in literature are considered and compared with the work developed by the authors on this conversion problem. It is shown that all the reviewed methods present particular features, and that the best choice strongly depends on the particular DSP application involved. Key-Words: RNS arithmetic, CRT conversion, RNS to binary conversion
منابع مشابه
RNS implementation of FIR filters based on distributed arithmetic using field-programmable logic
Field-programmable logic (FPL) densities and performance have steadily improved, allowing DSP solutions to be integrated on a single FPL chip. The primary limitation of FPLs, in DSP-centric applications, is their intrinsically weak arithmetic performance compared to DSP microprocessors and ASICs. In some cases, distributed arithmetic (DA) has been used to mask FPL arithmetic inadequacies. The R...
متن کاملFPL Implementation of a SIMD RISC RNS-Enabled DSP
VHDL synthesis and FPL implementation of a RNS-enabled RISC DSP are presented in this paper. Four parallel modular arithmetic units optimized for multiply-and-accumulate are used in a parallel SIMD architecture. The moduli 256, 251, 241 and 239 are selected to optimize area and performance. Thus, pipelined Galois Field multipliers are used for prime moduli while conventional adders and multipli...
متن کاملImplementation of a Communications Channelizer using FPGAs and RNS Arithmetic
Field-programmable logic (FPL), often grouped under the popular name field-programmable gate arrays (FPGA), are on the verge of revolutionizing sectors of digital signal processing (DSP) industry as programmable DSP microprocessor did nearly two decades ago. Historically, FPGAs were considered to be only a rapid prototyping and low-volume production technology. FPGAs are now attempting to move ...
متن کاملVyužití systému zbytkových tříd pro zpracování digitálních signálů ; Residue Number System Based Building Blocks for Applications in Digital Signal Processing
This doctoral thesis deals with designing residue number system based building blocks to enhance the performance of digital signal processing applications. The residue number system (RNS) is a non-weighted number system that provides carry-free, parallel, high speed, secure and fault tolerant arithmetic operations. These features make it very attractive to be used in high-performance and fault ...
متن کاملMultiply & Accumulate Unit Using RNS Algorithm & Vedic Mathematics: A Review
High speed execution of arithmetic operations and high degree of precision in real time system are of major concern in any digital signal processing (DSP). Speed of DSP depends on speed of multiplier and algorithm used. In this paper we propose Residue Number System method for fast “carry free” floating point arithmetic operations. Floating Point RNS units have obvious advantages over tradition...
متن کامل